Ancilla post-selection is a common means of achieving fault-tolerance in quantum error-correction. However, it can lead to additional data errors due to movement or wait operations. Alternatives to post-selection may achieve lower overall failure rates due to avoiding such errors. We present numerical simulation results comparing the logical error rates for the fault-tolerant [[7,1,3]] Steane code using techniques of ancilla verification vs. the newer method of ancilla decoding, as described in [1] . We simulate QEC procedures in which rhe possibility of ancilla verification failures requires the creation and storage of additional ancillas and/or additional waiting of the data until a new ancilla can be created. We find that the decoding method, which avoids verification failures, is advantageous in terms of overall error rate in various cases, even when measurement operations are no slower than others. We analyze the effect of different classes of physical error on the relative performance of these two methods.
INTRODUCTION
A. Ancilla post-selection in quantum error correction
Quantum error-correcting codes (QECCs) provide a means to protect quantum data against noise by encoding quantum states into larger Hilbert spaces such that some class of error operations are correctable [2, 3] . In a physically-realistic system, one must take into account that the correction operations themselves must be implemented using imperfect quantum operations. In order for quantum error correction (QEC) operations to be effective in protecting the data, they (and other operations on the data) must be implemented in a fault-tolerant way [4] , i.e., in a way such that a single faulty quantum gate cannot lead to multiple errors on the data.
Some logical operations are naturally fault-tolerant, such as transversal gates in which every physical qubit is acted on by a separate gate, and the absence of any "cross-talk" between different physical qubits in an encoded block means there is no opportunity for errors to spread within that block. However, QEC generally involves ancillary states which are used to carry away entropy and purge the data of errors. These states must be very carefully prepared so that they do not spread errors to the data and this preparation must also operate fault-tolerantly. Often, however, non-fault-tolerant circuits must be used for the initial ancilla preparation, and fault-tolerance is instead enforced by post-selection (ancilla verification) in which only those ancillas which satisfy some measurement outcome after being created are subsequently used to interact with the data [2, 3] . Thus, it is not known beforehand whether a given ancilla will be used, and one may need to perform multiple ancilla creations before obtaining one which satisfies the post-selection criterion.
This raises the question of how to ensure that a postselected ancilla is available for QEC with sufficiently high probability so as not to significantly increase the overall failure rate of the QEC. One may suppose that if an ancilla fails to pass verification, then the data would wait until a suitable ancilla is verified. However, this is quite impractical since at any given point in the circuit, a large computation may have many parallel gating operations simultaneously performed. If the data is required to wait, many qubits may have to wait, which could lead to many errors. Furthermore, one must ideally have these ancillas created as close as physically possible to the data in order to avoid additional movement operations and associated errors.
Two obvious approaches are to either: 1) create a limited number of ancillas sequentially until post-selection is passed and to time the preparation so that it is likely that one will be available for use when needed, or 2) to create several ancillas in parallel so there is a high probability that at least one will pass [5] . Both approaches have somewhat analogous disadvantages. In the first case, if an ancilla passes in the first try, sequential creation requires the ancilla to wait (and, in general, accumulate errors) until the ancilla will be used. Parallel creation avoids this, but has the problem that in a given physical architecture there will be a very limited number of ancillas that can be created close to the data. Thus, a verified ancilla may be created some distance away and need to be moved into contact with the data so the ancilla will accumulate errors from movement operations. In either case, we must be prepared to skip QEC altogether rather than holding up the entire computation.
In this paper we consider addressing this problem using ancilla decoding [1] , a technique originally devised to address the different problem of slow qubit measurements. As we discuss below, ancilla decoding removes the need for post-selection and thus guarantees that any created ancilla can be used with the data. In this case the ancilla can, in principle, be created in close proximity to the data and QEC performed without any additional movement or waiting and QEC need never be skipped. Depending on the circuit layout and gate errors and tim-ings, this may result in lower overall logical failure rates and hence, in the case of a computation using a concatenated QECC, fewer resources required to achieve a given logical error rate. Since fault-tolerant methods and quantum error correction account for a relatively large amount of the resources used to perform reliable quantum computation, such savings are quite valuable. In this work, we compare the performance (in terms of the logical error rate introduced in a noisy QEC procedure) of ancilla decoding with that of ancilla verification procedures in order to demonstrate scenarios where decoding is advantageous even when measurement is no slower than any other operation.
We initially consider a naive "series" verification scenario, in which ancillas are created and verified until verification is passed (with the data being held in (noisy) memory while additional verifications occur if the first is unsuccessful). This avoids the situation where the QEC fails completely, but, as discussed above, is unrealistic as part of a larger computation, since the duration of the QEC is unpredictable.
We additionally compare decoding to more realistic scenarios for both series and parallel ancilla verification. In order to have a high probability for the ancilla to pass, two attempts are made to create the ancilla in either series or parallel. (This is a physically motivated constraint given the discussion above of the sources of errors.) In the series case, Figure 10 , the ancilla created either passes on the first attempt or does not. If it does, it is stored until it is needed. If it does not, a second attempt is made. If the second attempt also fails, we skip the QEC process altogether. In the parallel case, Figure 9 , two ancillas are prepared in parallel. If the one closest to the data passes, it is used. If it does not, the second one is tested. If this ancilla passes, it is swapped (using a set of SWAP operations composed of CNOT gates) with the one that is closest. If it also fails, the QEC process is skipped. In all cases we assume that the ancillary systems are created as close as possible to the data so that the series, first parallel, and the decoding ancilla are all assumed equally close to the data in their respective implementations. While not necessarily applicable to every physical layout, this should be the case for many two-dimensional systems, giving some generality to our results while taking physical constraints into account. We discuss layout further in Section II D.
B. The Steane code and ancilla creation
In this section we compare the logical error rate P L obtained when performing fault-tolerant QEC operations for the well-known [ [7, 1, 3] ] Steane code [3] , using either ancilla verification or decoding. The Steane code encodes a single logical qubit into the state of seven physical qubits, and can correct any error on a single physical qubit. It is a CSS stabilizer code [2, [6] [7] [8] [9] , whose list of stabilizer generators is given in Table II in the appendix.
In our analysis we consider the Steane ancilla technique for QEC, in which the code stabilizers are measured by copying error information to ancillas in encoded logical states.
A (non-fault-tolerant) picture of part of the QEC process is shown in Figure 1 , in which the data (qubits |qd ) interacts with a prepared logical |0 L (where subscript L denotes logical states) ancilla state (qubits |a ) to determine the error syndrome for Z errors (an analogous interaction occurs with a logical |+ L to correct for X errors). We see, for example, that for fault-tolerance the |0 L ancilla, which interacts with the data as the source for a transversal CNOT gate, needs to be prepared so that a single gate failure will not cause the ancilla to have multiple Pauli X errors (likewise with the |+ L state and Z errors). Such errors would get transferred to the data, as can occur in the circuit shown in Figure 1 , since the CNOT gates involved in preparing |0 L can propagate a single gate error to multiple qubits within the ancilla block.
The standard approach for ensuring this using ancilla verification (which occurs between ancilla preparation and data interaction) is shown in Figure 2 . Passing the verification procedure is dependent on the outcome of the transversal Z measurement performed on the verifier. An analogous procedure occurs for Z errors and the |+ L .
The alternative method of ancilla decoding [1] is illustrated in Figure 3 . The basic principle is that after interacting the ancilla with the data, one applies a decoding operation to the ancilla to extract both the error syndrome (as usual) and to determine the presence of any errors on the ancilla which may have been transferred to the data (X or Z, depending on the ancilla in question). In addition, the ancilla interacts with a second ancilla block which is in a product of |0 states (i.e. state |0 ⊗7 ), which is also decoded after interacting with the data. This allows one to distinguish between errors of the first ancilla acquired during ancilla encoding (which will have been propagated to the data and need correcting) and those during decoding (which will not be transferred to the data or to the second block). The decoding circuit is simply the time-reversal of the ancilla creation circuit as illustrated for state |0 L in Figure 1 , with the CNOT gates applied in reverse order and creation of |+ /|0 states replaced with measurement in the X/Z bases respectively.
Any propagated errors (single or multi-qubit) can then be corrected on the data. An important factor in the success of this technique is that, for the purposes of faulttolerance, only "first-order" patterns of errors, which can be caused by a single gate failure (though they may still affect multiple ancilla qubits through error propagation, or through errors on two-qubit gates) need to be corrected. Furthermore, many error patterns are equivalent up to stabilizer operations. This allows the limited information from the decoder to be sufficient to correct any such errors. Secondly, different classes of errors (X and Z or vice versa) are respectively detected by the standard FIG. 1. A Steane code circuit with non-fault-tolerant Steane syndrome extraction, where |qd1 , |qd2 ...,|qd7 are the data qubits and |a1 , |a2 , ...,|a7 the ancilla qubits, encoded via CNOT gates to produce the logical ancilla state (i.e., |0L ). The ancilla-data interactions are implemented by a set of transversal CNOT gates, where any Z error in the data will propagate to the ancilla. Ultimately, the ancilla is measured in the X-basis to determine the error syndrome. After interacting the data with a non-post-selected ancilla a decoding procedure is applied to determine the error syndrome and any multi-qubit errors which may have been transferred to the data. A second block allows one to distinguish between errors from encoding and decoding syndrome measurement and by the additional decoder syndrome. For example, a |0 L ancilla is used to determine the syndrome for Z errors on the data, but is at risk of propagating X errors to the data, with the additional decoding giving information about the latter. The use of this method, therefore, means that any ancilla which is created (regardless of first-order errors) can be used in QEC, removing the need for verification. The encoding circuit is illustrated in Figure 12 in the appendix, each gate in that circuit being faulty and capable of producing an error which will propagate (either as a single or multi-qubit error) to the data via the transversal CNOT gates (as shown in Figure 1 ). For example, if a single fault has been produced by the two output channels of CNOT−7, or −8, or −9 (in Figure 12 ), then this error will propagate as a two-qubit error to the data. This is discussed in more detail in the appendix.
As mentioned above, ancilla decoding was originally proposed to avoid long waits for ancilla verification in the case of slow measurements. Since, unless performing non-Clifford-group operations on our data, we can operate in the "Pauli frame" (merely classically recording the necessary corrections and updating the stabilizer accordingly rather than actually applying them), there is no corresponding need for the data to wait for the outcome of the ancilla decoding operations. One could also partially avoid the problem of waiting for verification by simply beginning the verification well in advance, but even for fast measurements, this does not avoid any delays due to having to restart preparation if verification fails or errors due to waiting if the ancilla needs to be stored. In our analysis we consider the case of measurement operations no slower than any other gate, and show that decoding still gives an advantage for this reason, even if verification failure is rare.
As discussed above, we are interested in the limitations imposed by practical QEC architectures where a reliable ancilla may not always be available when needed. We simulate cases where ancilla creation occurs serially or in parallel and a failed ancilla verification requires the availability of a replacement, and compare the performance (in terms of the overall P L ) of a QEC procedure under these circumstances to QEC using the decoding method. While we consider the specific case of the Steane code using the Steane ancilla technique, it is conjectured that a similar decoding procedure can be found for other CSS QECCs [1] .
II. SIMULATION PROCEDURE
To compare methods of ancilla interaction, we performed Monte Carlo simulations of the complete QEC procedure (so interaction of the data with two ancillas, one for the correction of each of X and Z errors) implemented using faulty gate operations. Our simulation software was QASM-P, software based on QASM by Cross [10] . Initially, all gates were simulated using the following common stochastic error model for depolarizing noise, a function of a single error probability p:
1. Attempting to perform a data qubit identity I (wait operation), but instead performing a single qubit operation X, Y , or Z, each occurring with probability p/3.
2. Attempting to initialize a qubit to |0 or |+ , but instead preparing |1 and |− , respectively, with probability p.
3. Performing a Z-basis or X-basis qubit measurement, but reporting the wrong value with probability p.
4. Attempting to perform a CNOT gate, but instead performing a CNOT followed by one of the twoqubit operations
each with probability p/15.
(As discussed later, when comparing more realistic series and parallel models we independently adjusted the error rates for the wait and CNOT operations). We considered a range of values of p below the threshold for Steane code of roughly 10 −4 [11] . All gates are assumed to have the same duration, with wait operations implemented by applying the identity gate the appropriate number of times.
To determine P L for the QEC procedure, the data was first prepared, without error, in a logical eigenstate. The QEC procedure was then performed using the error model above. Finally, the data was checked for logical errors. To leading order (where the output data state has no more than two physical qubit errors) we can treat logical X, Y and Z errors on the data as mutually exclusive, thus in this case the overall logical error rate P L can be approximated as P X + P Y + P Z where, e.g., P X is the probability of the data receiving a logical X error. We determine P L by performing simulations using logical X, Y and Z eigenstates for the data, where, for example E X = P X + P Y , where E X is the simulation-determined logical error rate on eigenstates of the Z basis. From the Monte Carlo simulation we therefore obtain P L as a function of the underlying physical error rates.
A. Simple series simulation
As discussed above, in our simple model for a series procedure of indefinite duration, we assume the ancilla is initially prepared an appropriate length of time prior to the QEC so that the data is not required to wait for ancilla preparation, so long as the first ancilla successfully passes verification. However, if ancilla creation fails, the data is held until a new ancilla can be created and verified. Holding the data continues until verification is passed, at which point the QEC continues. We apply wait operations to the data for a total of 6 time steps (the number required to create and verify a new ancilla) for every failed verification, with no upper bound to the number of failures that can occur. Once an ancilla has successfully passed verification the QEC procedure continues. To determine the extent to which the verification process is affected by this data holding (as opposed to any other element), we additionally simulate an unrealistically optimistic case of verification where no additional holding is required if verification fails.
Additionally, we generated simulation failure rates in which particular classes of errors were considered in isolation, i.e., with other errors turned off. As in, e.g., [12] , we define these classes of errors as follows:
• Class 0: errors from preparation and measurement.
• Class 1: errors from single-qubit gates (i.e., wait operations, since correction Pauli gates are errorfree).
• Class 2: errors from two-qubit gates (i.e., the CNOT gate).
We additionally performed simulations of more realistic scenarios (preserving data synchronicity) as described below.
B. 2-ancilla series simulation
In our 2-ancilla series simulation, an ancilla is initially prepared and verified ahead of the data's arrival. If verification fails, a second ancilla is prepared and verified. To preserve a consistent timing for the QEC operation, interaction of the ancilla with the data with the ancilla always occurs after this second verification would have occurred. Thus, if the first ancilla passes verification it waits for a further 6 time steps before interacting with the data (which is assumed to arrive " just in time" and thus never waits). Hence, unlike the naive simulation, additional waiting occurs in the default scenario (i.e. where the first ancilla passes), and is applied to the ancilla rather than the data. See Figure 10 .
C. 2-ancilla parallel simulation
In the 2-ancilla parallel simulation, both ancillas are prepared and verified simultaneously. One ancilla (the first) is assumed to be "adjacent" to the data, in the sense that it can interact with the data qubits without any additional movement operations. The second ancilla is considered adjacent to the first ancilla (but not the data). If verification of the first ancilla fails but the second passes, a transversal SWAP operation (consisting of 3 CNOT gates in sequence, the first and third using one qubit as the control and the second using the other qubit) is performed between the two ancillas so that the verified ancilla is now adjacent to the data, after which the QEC proceeds. As before, for timing consistency, the data is assumed to arrive just in time for interaction after this SWAP has occurred. Thus, if the first ancilla passes verification, it undergoes an additional wait operation (the duration of the SWAP gate) for 3 time steps before interacting with the data. See Figure 9 .
D. Layout considerations in simulation
We do not model the qubit layout in detail: our simulations (both simple and more realistic) for series verification and decoding do not feature any movement operations. However to roughly simulate the additional errors brought about by ancilla movement in the parallel case, we use the model illustrated in Figure 4 . Qubits for each logical block are positioned in "interaction regions" (the horizontal rectangles). Within the same region any two qubits may interact without any additional movement. However, for two logical blocks to transversally interact, they must be in adjacent regions (we model the interaction regions as having limited capacity -otherwise we could simply place every logical block in the same regionin this case, equal to one logical block (7 qubits)). Thus the series and decoding approaches do not require any additional movement operations; as illustrated, we may prepare the "primary" ancilla (which interacts directly with the data) in the region adjacent to the data, and the verifier ancilla (or additional ancilla for decoding), which only needs to interact with the primary ancilla, in the region on the far side of the primary ancilla. We do this on one side of the data for the QEC used to correct X errors, and on the other for the QEC for Z errors, since we need to begin preparation of the ancilla for one QEC while the other is still taking place, so the data requires no additional waiting between these operations.
Layout in parallel verification
In the parallel verification case, if we are permitted one logical block per region, we arrange the ancillas as illustrated in Figure 5 . Thus secondary ancillas must be moved to interact with the data, giving additional errors. We implement "movement" of this kind by applying SWAP gates (consisting of 3 CNOT gates) between adjacent blocks. Thus, to "move" a secondary ancilla adjacent to the data we must apply two SWAP gates to move it past both the original ancilla and the original verifier. However this means in our model that parallel verification can easily be seen to be worse than the series case, since the two SWAP gates consist of 6 total operations, or the same amount of time as required to create and verify a new ancilla in the series case. Thus the time required post-failure to have a new ancilla available is no less, and additional errors are incurred from the SWAP gates, so the series method is clearly better in terms of errors incurred. Since we are interested in demonstrating where decoding improves on the (best available) verification methods even for fast measurements, we note this result and do not perform explicit simulations for this parallel case.
This result is, of course, dependent on our layout choices and our chosen method for moving the data and second ancilla adjacent. However, it illustrates the cost of parallel methods for ancilla creation -in this case, although not necessarily always, so high as to make series verification uniformly better -of having to move successfully verified ancillas into place. For the series and decoding scenarios which we do simulate, the difference between techniques consists primarily of additional wait and CNOT operations, the former in additional ancilla waiting for synchronicity, the latter in decoding operations, and relative performance should therefore depend primarily on the error rates of these operations. We therefore performed simulations for both scenarios and for ancilla decoding over CNOT and wait error rates ranging from 10 −5 to 3 × 10 −4 , with all other gates fixed at an error rate of 10 −5 . There is also, in the series case, the possibility that both ancillas will fail verification and no QEC occurs (which never occurs with decoding). This is obviously a bad outcome (since, in a larger computation, any prior error on the data would not be corrected). However, it does not directly correspond to a logical error induced by the QEC. Since we are interested in demonstrating that decoding can be advantageous even when measurement is not slow, we simply rerun any such scenarios, which do not contribute to final pass/fail statistics. Qualitatively, then, our use of P L slightly overestimates the performance of the verification techniques in this respect.
III. RESULTS AND ANALYSIS

A. Simple series simulation
A direct comparison of the P L for all three QEC techniques (decoding, verification, and a naive verification without additional waiting) is shown for the simple series simulation in Figure 6 . The results show an advantage for the decoding technique over verification over the whole range of errors considered, larger at larger error rates with a roughly 2-fold reduction as the maximum. Comparison with the P L values for verification without additional waits, which are lower still, indicates as expected that the increased errors in the verification technique are due to ancilla failures, and that in the absence of such failures the additional operations required for ancilla decoding lead to a slightly higher error rate.
The rate of ancilla failure as a function of p is plotted in Figure 7 . Since ancilla verification detects single errors on the ancilla, this is roughly equal to (number of error locations in ancilla creation circuit)×p, and the rate scales linearly with p as expected. Thus at low physical error rates ancilla failure occurs in a proportionally low fraction of QEC events, but still contributes significantly to the logical error rate.
Comparing the error rates by class in Figure 8 we see that the largest source of error in verification is due to wait operations, while the other two techniques are dominated by CNOT errors. This emphasizes the need to take into account non-deterministic operations (such as verification) when assessing the impact of gate errors on QEC procedures.
B. 2-ancilla series simulation Figure 11 shows logical failure rates for the series verification technique and the decoding technique, over a range of CNOT and wait error rates. In qualitative terms, these generally are as expected, but importantly show when decoding is the better technique. We see again that decoding outperforms verification (i.e. has a lower logical failure rate) for a large range of error rates. In contrast with our simple series simulation where all gates had the same error rate (and decoding was consistently superior), we see, however, that verification outperforms decoding in the range of low CNOT error and large wait error. This is as expected, given that, relative to each other, verification requires additional wait operations (to recreate ancillas) and decoding additional CNOT operations (to perform decoding). As discussed in section II D 1, the parallel approach will be uniformly worse than the series approach in this model, so where decoding outperforms series verification it will also outperform parallel verification.
IV. CONCLUSIONS
Using Monte Carlo simulations, we have compared the logical error rate, P L , for implementations of the Steane code with Steane ancillas using different QEC techniques: ancilla verification with serial and parallel production of multiple ancillas, and the ancilla decoding procedure. We find that, even when measurement times are no longer than those for other operations and verification failures are rare, the decoding procedure, though otherwise more complex, is often advantageous in avoiding additional data waiting and/or movement due to verification failures and leads to lower failure rates.
As the data shows, the relative performance of the various techniques is highly dependent on the underlying error rates of the individual operations. A model where gates have equal errors, ancilla creation continues serially until success and all logicl blocks are assumed adjacent to those with which they interact consistently produces higher logical error rates for verification than for decoding, but, for example, small wait errors and large CNOT errors can result in better performance for verification. While we have endeavored to make plausible assumptions with regard to our simulations, there is of course much scope for more fully mapping out the performance dependence on different techniques depending on individual gate errors and durations, and physical layout. The latter, in particular will likely make a great difference to the relative performance of the parallel ancilla technique. For example, the superiority of series-based verification in our case was a direct result of ancilla "movement" (via SWAP operations) being no faster than ancilla recreation. A model with faster ancilla movement or longer ancilla encoding time could easily change this. We note that an explicit analysis of the effect of decoding in a proposed layout for trapped-ion-based quantum computing has recently been published [13] .
Our emphasis is on the fact that decoding shows demonstrably better performance in a range of cases, even when measurement is not slow, and that this advantage becomes apparent when one considers dealing with the practical consequences of verification failure: having to either recreate or move into position additional ancillas. Moreover we note that the additional errors induced by the latter can make a significant difference to overall error rates, and should be considered when assessing the performance of QEC techniques, including (as our work does not currently do) the consequences in a many-stage computation of, on occasion, occasionally failing to verify any ancillas, and the optimal choice of techniques in this scenario.
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Appendix: Details of ancilla decoding
In this section we describe the possible ancilla errors due to a single fault in the encoding circuit, and the corresponding error syndromes when using the ancilla decoding technique. This is an expansion of the summary given in [1] . We will consider the case of X errors due to faults in the encoding circuit for |0 L ; the case of Z errors when encoding |+ L is directly analogous. Figure 12 illustrates the circuit for encoding |0 L , which possesses two types of gates: (a) single qubit gates defined as preparation of |0 and |+ with waiting gates represented by bold line segments in Figure 12 , as well as (b) two qubit gates defined as CNOT gates. The decoding circuit can uniquely identify any single-qubit error. Two qubit-errors caused by a single fault will either be errors on both outputs of a CNOT gate, or a single error which at some point propagates to two errors via CNOT Multi-qubit data errors 1
CNOT, thus it suffices to further consider only the case of a CNOT gate on which both outputs have X errors. These are listed in Table I according to the encoding circuit labeling given in Figure 12 .
As shown, dual output X errors propagate to single X errors to the data in the cases of CNOT gates 4, or 5, or 6; or as two X errors to the data in the cases of CNOT gates 7, or 8, or 9. See Table I . However, for CNOT gates 1, or 2, or 3, dual X errors in the two output channels will propagate as four X errors on the data. These are equivalent to the X-stabilizer generators of the Steane Code, which accordingly do not affect the data. The stabilizer generators of the Steane Code are listed in II. Finally, for CNOT gates 4, or 5, or 6; the single faults which are produced in the two output channels will propagate as a dual X errors on the data.
These X errors (single and double X errors) on the data can be identified by the decoding circuit and so corrected. As seen, every multi-qubit error, is, up to stabilizers, equivalent either to a single-qubit error or to one X-stabilizer Z-stabilizer G1 = X1X3X5X7 G1 = Z1Z3Z5Z7 G2 = X4X5X6X7 G2 = Z4Z5Z6Z7 G3 = X2X3X6X7 G3 = Z2Z3Z6Z7 of three two-qubit errors,
